

# Functionality-Enhanced Devices *An Alternative to Moore's Law*

***Pierre-Emmanuel Gaillardon***

Department of Electrical and Computer Engineering – University of Utah




EPFL Workshop on Logic Synthesis & Emerging Technologies  
September 28<sup>th</sup>-29<sup>th</sup>, 2017 – Lausanne, Switzerland



# An Alternative to Conventional Scaling

## Traditional Approach (supported by dimension scaling)



“Increase the numbers of devices per area unit”



## Our Approach (additional functional scaling)

“Increase the device capabilities for a given area”

**Functionality-Enhanced Devices**

# Three-Independent-Gate (TIG) FETs

**One device**

**3 modes of operation**

(depending on the different gate polarizations)




**A-** Dynamic reconfiguration of the device polarity



**B-** Dynamic control of the threshold voltage

**C-** Dynamic control of the subthreshold slope

# Polarity Control: Working Principle



# Polarity Control: Measured $I_D$ - $V_{CG}$



Crossing  $> 0$  V

$V_{PG} = 0$  V  $\rightarrow$  p-type


Symmetry

BC:  $I_{ON}/I_{OFF} > 10^7$

BC: SS~60 mV/dec

$I_{OFF} < 100$ fA


# An Extension to Moore's Law



## Negative Unate functions

NAND, NOR, AOI, OAI,...

**Bias the polarity gates!**  
(unipolar behavior)




**2-input NAND**


## Binate functions

XOR, XNOR,...

**Inputs to the polarity gates!**  
(Exploit the device behavior)



**2-input XOR**





**3-input XOR**

# Compact *Full-Adder* implementation

$$Sum = A \oplus B \oplus C_{IN}$$

$$C_{OUT} = MAJ(A, B, C_{IN})$$



**8 Transistors**

**Area saving**

**(smaller gates)**

**Delay saving**


**(smaller stacks)**

**Compact computation primitives**

**XOR - MAJ**




# Many other circuits !



NAND HP


NAND LL

J. Zhang et al., TCAS-I'14




Embedded power gating

L. Amaru et al., TCAS-I'13



TSPC Flip Flop

X. Tang et al., ISCAS'14





C-Element

P.-E. Gaillardon et al., LATS'16

# Recent Validation of TMD Materials


**Interesting concept for 2D material**  
*(arguably difficult to make unipolar)*



Proven ambipolarity in WSe<sub>2</sub>

$$I_{ON}/I_{OFF} > 10^6$$

# Performances at Advanced Scaling



Quantum simulations using  
NanoTCAD ViDES

2-layer TMD (0.8eV)  
Bottom and Top gates  
Scaled  $\text{HfO}_2$

At  $L_G = 5\text{nm}$ ,

**TMD TIGFETs**



$$J_{\text{on}} = 1.5 \text{ mA}/\mu\text{m}$$

$$J_{\text{off}} = 10^{-2} \text{ }\mu\text{A}/\mu\text{m}$$

**CMOS [ITRS2013]**

$$J_{\text{on}} = 0.9 \text{ mA}/\mu\text{m}$$


$$J_{\text{off}} = 0.1 \text{ }\mu\text{A}/\mu\text{m}$$






# Evaluation at BCB level


What is the effect of TMD-TIGFET device performance coupled with TIGFET superior design?




**4.5x  
lower EDP**



**11.2x  
lower EDP**




**4.6x  
lower ADP**




**14.4x  
lower ADP**

# Origin of the Benefit



Benefits do come from the capability of TIGFETs to realize compact gates and systems.

TIGFETs compactness leads to less interconnect parasitics to drive.





# Why EDA must follow Emerging Techs?

- Logic Synthesis (and EDA) is a **CMOS supporter**
  - LS techniques derive from CMOS abilities - NAND/NOR/MUX
  - Novel technologies and computing paradigms disrupt this model
- Logic Synthesis may evolve towards **more expressive primitives**, i.e., **MAJ-based Logic** and be **more technology-aware**

More expressive  
CMOS

L. Amarù et al., TCAD'16

Nanotechnologies  
(RRAMs, SWD,...)

E. Testa et al., Nanoarch'16 - S. Shirinzadeh et al.,  
DATE'16 - P.-E. Gaillardon et al., DATE'16

Neuromorphic  
computing  
(threshold)

Donald E. Knuth (The Art of Computer Programming – 4A): “**MAJ(x,y,z) is probably the most important ternary operation in the entire universe**, because it has amazing properties that are continually being discovered and rediscovered.”



# Acknowledgments

## Funding



*Dr. Somayyeh Rahimian  
Dr. Hassan Ghasemzadeh  
Mr. Xifan Tang  
Mr. Gain Kim  
Mr. Edouard Giacomini*

## Architecture Design

## Pr. Nanni De Micheli

*Dr. Luca Amarù  
Mr. Winston Haaswijk  
Ms. Eleonora Testa*

## EDA Tools

## IMEC

*I. Radu  
F. Catthoor  
P. Raghavan  
J. Rickaert*




## Physical Design



## Modeling



## Technology



*Dr. Michele De Marchi  
Dr. Jian Zhang  
Mr. Maxime Thammasack*

*Mr. Giovanni Resta  
Mr. Jorge Romero  
Mr. Tom Becnel*

# Thank you for your attention

*Questions?*



**Laboratory for Nanointegrated Systems**  
Department of Electrical and Computer Engineering  
MEB building – University of Utah – Salt Lake City – UT – USA